VLSI Design
[18] V. V. Shende, S. S. Bullock, and I. L. Markov, “Synthesis of
quantum-logic circuits,” IEEE Transactions on Computer-Aided
Design of Integrated Circuits and Systems, vol. 25, no. 6, pp. 1000–
1010, 2006.
[19] P. Gupta, A. Agarwal, and N. K. Jha, “An algorithm for synthesis
of reversible logic circuits,” IEEE Transactions on Computer-
Aided Design of Integrated Circuits and Systems, vol. 25, no. 11,
pp. 2317–2330, 2006.
[20] A. K. Prasad, V. V. Shende, I. L. Markov, J. P. Hayes, and K. N.
Patel, “Data structures and algorithms for simplifying reversible
circuits,” ACM Journal on Emerging Technologies in Computing
Systems, vol. 2, no. 4, pp. 277–293, 2006.
[21] D. Maslov, G. W. Dueck, D. M. Miller, and C. Negrevergne,
“Quantum circuit simplification and level compaction,” IEEE
Transactions on Computer-Aided Design of Integrated Circuits
and Systems, vol. 27, no. 3, pp. 436–444, 2008.
[22] D. Große, R. Wille, G. W. Dueck, and R. Drechsler, “Exact
multiple-control Toffoli network synthesis with SAT tech-
niques,” IEEE Transactions on Computer-Aided Design of Inte-
grated Circuits and Systems, vol. 28, no. 5, pp. 703–715, 2009.
[23] S. N. Mahammad and K. Veezhinathan, “Constructing online
testable circuits using reversible logic,” IEEE Transactions on
Instrumentation and Measurement, vol. 59, no. 1, pp. 101–109,
2010.
[24] T. Toffoli, “Reversible computing,” MIT Lab. Comput. Sci,
Cambridge, MA, USA, 1980.
[25] H. Thapliyal, N. Ranganathan, and S. Kotiyal, “Design of
testable reversible sequential circuits,” IEEE Transactions on
Very Large Scale Integration (VLSI) Systems, vol. 21, no. 7, pp.
1201–1209, 2013.
[26] M. H. A. Khan, “Design of reversible synchronous sequential
circuits using pseudo Reed-Muller expressions,” IEEE Transac-
tions on Very Large Scale Integration (VLSI) Systems, vol. 22, no.
11, pp. 2278–2286, 2014.
[27] A. Barenco, C. H. Bennett, R. Cleve et al., “Elementary gates for
quantum computation,” Physical Review A: Atomic, Molecular
and Optical Physics, vol. 52, no. 5, pp. 3457–3467, 1995.
[28] J. A. Smolin and D. P. DiVincenzo, “Five two-bit quantum gates
are sufficient to implement the quantum Fredkin gate,” Physical
Review A: Atomic, Molecular and Optical Physics, vol. 53, no. 4,
pp. 2855-2856, 1996.
[29] D. M. Miller, R. Wille, and Z. Sasanian, “Elementary quantum
gate realizations for multiple-control Toffoli gates,” in Proceed-
ings of the 41st IEEE International Symposium on Multiple-
Valued Logic (ISMVL ’11), pp. 288–293, Finland, May 2011.
[30] J.-L. Chen, X.-Y. Zhang, L.-L. Wang, X.-Y. Wei, and W.-Q.
Zhao, “Extended Toffoli gate implementation with photons,” in
Proceedings of the 2008 9th International Conference on Solid-
State and Integrated-Circuit Technology (ICSICT ’08), pp. 575–
578, China, October 2008.
[31] T. Sasao, “Logic Synthesis and Optimization,” in ch. AND-
EXOR Expressions and Their Optimization, pp. 287–312, Kluwer,
Norwell, MA, USA, 1993.
[32] N. M. Nayeem and J. E. Rice, “Improved ESOP-based synthesis
of reversible logic,” in Reed-Muller Workshop, May 2011.
[33] J. E. Rice, “An overview of fault models and testing approaches
for reversible logic,” in Proceedings of the 14th IEEE Pacific
Rim Conference on Communications, Computers, and Signal
Processing (PACRIM ’13), pp. 125–130, Victoria, Canada, August
2013.
17
[34] J. Zhong and J. C. Muzio, “Analyzing fault models for reversible
logic circuits,” in Proceedings of the 2006 IEEE Congress on Evo-
lutionary Computation (CEC ’06), pp. 2422–2427, Vancouver,
BC, Canada, 2006.
[35] I. Polian, J. P. Hayes, T. Fiehn, and B. Becker, “A family of logical
fault models for reversible circuits,” in Proceedings of the 14th
Asian Test Symposium (ATS ’05), pp. 422–427, Kolkata, India,
December 2005.
[36] J. E. Rice, “A new look at reversible memory elements,” in
Proceedings of the 2006 IEEE International Symposium on
Circuits and Systems (ISCAS ’06), pp. 243–246, May 2006.
[37] S. K. S. Hari, S. Shroff, S. N. Mahammad, and V. Kamakoti, “Effi-
cient building blocks for reversible sequential circuit design,” in
Proceedings of the 2006 49th Midwest Symposium on Circuits and
Systems (MWSCAS ’06), pp. 437–441, IEEE, Puerto Rico, August
2006.
[38] H. Thapliyal and A. P. Vinod, “Design of reversible sequential
elements with feasibility of transistor implementation,” in Pro-
ceedings of the 2007 IEEE International Symposium on Circuits
and Systems (ISCAS ’07), pp. 625–628, USA, May 2007.
[39] M.-L. Chuang and C.-Y. Wang, “Synthesis of reversible sequen-
tial elements,” ACM Journal on Emerging Technologies in Com-
puting Systems, vol. 3, no. 3, pp. 1–19, 2008.
[40] H. Thapliyal and N. Ranganathan, “Design of reversible sequen-
tial circuits optimizing quantum cost, delay, and garbage out-
puts,” ACM Journal on Emerging Technologies in Computing
Systems, vol. 6, no. 4, pp. 14:1–14:35, 2008.
[41] M. Haghparast and M. S. Gharajeh, “Design of a nanometric
reversible 4-bit binary counter with parallel load,” Australian
Journal of Basic and Applied Sciences, vol. 5, no. 7, pp. 63–71,
2011.
[42] M. H. A. Khan and M. Perkowski, “Synthesis of reversible syn-
chronous counters,” in Proceedings of the 41st IEEE International
Symposium on Multiple-Valued Logic (ISMVL ’11), pp. 242–247,
Finland, May 2011.
[43] M. H. A. Khan and J. E. Rice, “Improved synthesis of reversible
sequential circuits,” in Proceedings of the 2016 IEEE International
Symposium on Circuits and Systems (ISCAS ’16), pp. 2302–2305,
Canada, May 2016.
[44] N. M. Nayeem and J. E. Rice, “Online fault detection in
reversible logic,” in Proceedings of the 2011 IEEE International
Symposium on Defect and Fault Tolerance in VLSI and Nanotech-
nology Systems (DFT ’11), pp. 426–434, Vancouver, BC, Canada,
October 2011.
[45] J. P. Hayes, I. Polian, and B. Becker, “Testing for missing-gate
faults in reversible circuits,” in Proceedings of the 13th Asian
Test Symposium (ATS ’04), pp. 100–105, Washington, DC, USA,
2004.
[46] D. K. Kole, H. Rahaman, D. K. Das, and B. B. Bhattacharya,
“Synthesis of online testable reversible circuit,” in Proceedings
of the 13th IEEE International Symposium on Design and
Diagnostics of Electronic Circuits and Systems (DDECS ’10), pp.
277–280, Austria, April 2010.
[47] M. A. Nashiry, G. G. Bhaskar, and J. E. Rice, “Online testing for
three fault models in reversible circuits,” in Proceedings of the
45th IEEE International Symposium on Multiple-Valued Logic
(ISMVL ’15), pp. 8–13, Waterloo, Canada, May 2015.
[48] P. Fiser, Collection of Digital Design Benchmarks, 2017, https://
ddd.fit.cvut.cz/prj/Benchmarks/.