journal of all scince V.1. NO.1 | Page 6

#

& 45*

( /

6

* , #:3 " 01/

<

(

( Address Bus)

("

<= +

(Data Bus) %
(Control Bus)V

6 : . -1-2

W B ^B

RAM , 6789 :;<=>
ROM

CPU

;* ( /

& '( )

$! %

) +/

) )

B ^B

B ^B
(CPU) $

_J >

8

% F

"

.8 9

. PG%

$.

?%

cpu Z

V

.* % 2 + ,-. (ALU)

T

J> . %

M H

C

% ?% 8

(CU)V

3%

:

% % &% '

3% *

% cpu "

5

" Q ;* ( C : 16%

AMD INTEL E` :

*

#

-

... pentium4 Ipentium I... I80286 I8086 : CPU V
MIPS(Milion Instruction Per *C _

_3% d _

_" .8 9

)HZ c _3 ?% 8 _

8_

-

% % *C

-

(Second

.
MHZ 3% c 3

" Q-

(Central Processing Unit) CPU

= % 67

.

" Q *

( " % V T % +T *C )BUS *C

-

12 3)cache 12 3 %

-

cpu PU%

12 3 :(

RISC(Reduced I.S.C.) J CISC(Complicated Instruction Set Computers)

A

" Q

ZISC(Zero I.S.C.)
X7
d
.
6_T

@G

(instruction set) ?% 8
_ %8.

1H/ "

" .8 9

" .8 9

C8 $

% '=

% c

- I CPU %8.

c
M

%

8 ( %

- I .N

MXC
"

"I

e'

2 N f8C

" ,M

K)Quad core ( %

%

% @. 6" :RISC

?% 8
%

8Z/% [ MA.

" )dual core
.

,

% @. :CISC

?% 8

M
"

+ C

:ZISC
% '
% '4

%